

CONTENTS

CHAPTER 1 Introductory Concepts 2

1-1 Introduction to Digital 1s and 0s 4
1-2 Digital Signals 9
- Need for Timing 10
- Highs and Lows Over Time 11
- Periodic/Aperiodic 11
- Period/Frequency 11
- Duty Cycle 12
- Transitions 12
- Edges/Events 12

1-3 Logic Circuits and Evolving Technology 13
- Logic Circuits 13
- Digital Integrated Circuits 14

1-4 Numerical Representations 14
- Analog Representations 15
- Digital Representations 15

1-5 Digital and Analog Systems 17
- Advantages of Digital Techniques 17
- Limitations of Digital Techniques 18

1-6 Digital Number Systems 19
- Decimal System 19
- Decimal Counting 20
- Binary System 21
- Binary Counting 22

1-7 Representing Signals with Numeric Quantities 23
1-8 Parallel and Serial Transmission 25
1-9 Memory 27
1-10 Digital Computers 28
- Major Parts of a Computer 28
- Types of Computers 29
- Memory 30
- Digital Progress Today and Tomorrow 31

CHAPTER 2 Number Systems and Codes 36

2-1 Binary-to-Decimal Conversions 38
2-2 Decimal-to-Binary Conversions 39
- Counting Range 41

2-3 Hexadecimal Number System 41
- Hex-to-Decimal Conversion 42
- Decimal-to-Hex Conversion 43
- Hex-to-Binary Conversion 43
- Binary-to-Hex Conversion 44
- Counting in Hexadecimal 44
- Usefulness of Hex 44
- Summary of Conversions 45

2-4 BCD Code 46
Binary-Coded-Decimal Code 46
Comparison of BCD and Binary 47
2-5 The Gray Code 48
Quadrature Encoders 50
2-6 Putting it All Together 51
2-7 The Byte, Nibble, and Word 52
Bytes 52
Nibbles 52
Words 53
2-8 Alphanumeric Codes 53
ASCII Code 54
2-9 Parity Method For Error Detection 56
Parity Bit 57
Error Correction 58
2-10 Applications 59

CHAPTER 3 Describing Logic Circuits 68

3-1 Boolean Constants and Variables 71
3-2 Truth Tables 72
3-3 OR Operation with OR Gates 73
OR Gate 74
Summary of the OR Operation 75
3-4 AND Operation with AND Gates 77
AND Gate 78
Summary of the AND Operation 79
3-5 NOT Operation 80
NOT Circuit (INVERTER) 81
Summary of Boolean Operations 81
3-6 Describing Logic Circuits Algebraically 82
Operator Precedence 82
Circuits Containing INVERTERs 83
3-7 Evaluating Logic-Circuit Outputs 84
Analysis Using a Table 85
3-8 Implementing Circuits from Boolean Expressions 87
3-9 NOR Gates and NAND Gates 88
NOR Gate 88
NAND Gate 90
3-10 Boolean Theorems 92
Multivariable Theorems 93
3-11 DeMorgan's Theorems 95
Implications of DeMorgan's Theorems 97
3-12 Universality of NAND Gates and NOR Gates 99
3-13 Alternate Logic-Gate Representations 102
Logic-Symbol Interpretation 104
Summary 104
3-14 Which Gate Representation to Use 105
Which Circuit Diagram Should Be Used? 107
Bubble Placement 107
Analyzing Circuits 108
Asserted Levels 110
Labeling Active-LOW Logic Signals 110
Labeling Bistate Signals 110
3-15 Propagation Delay 111
3-16 Summary of Methods to Describe Logic Circuits 112
3-17 Description Languages Versus Programming Languages 114
VHDL and AHDL 115
Computer Programming Languages 115
3-18 Implementing Logic Circuits with PLDs 117
3-19 HDL Format and Syntax 118
3-20 Intermediate Signals 121

CHAPTER 4 Combinational Logic Circuits 136

4-1 Sum-of-Products Form 138
Product-of-Sums 138
4-2 Simplifying Logic Circuits 139
4-3 Algebraic Simplification 140
4-4 Designing Combinational Logic Circuits 145
Complete Design Procedure 147
4-5 Karnaugh Map Method 152
Karnaugh Map Format 152
Looping 154
Looping Groups of Two (Pairs) 154
Looping Groups of Four (Quads) 155
Looping Groups of Eight (Octets) 156
Complete Simplification Process 157
Filling a K Map from an Output Expression 160

Don't-Care Conditions 161
Summary 163
4-6 Exclusive-OR and Exclusive-NOR Circuits 163
Exclusive-OR 163
Exclusive-NOR 165
4-7 Parity Generator and Checker 169
4-8 Enable/Disable Circuits 170
4-9 Basic Characteristics of Legacy Digital ICs 173
Bipolar and Unipolar Digital ICs 174
TTL Family 175
CMOS Family 176
Power and Ground 176
Logic-Level Voltage Ranges 177
Unconnected (Floating) Inputs 177
Logic-Circuit Connection Diagrams 178
4-10 Troubleshooting Digital Systems 180
4-11 Internal Digital IC Faults 182
Malfunction in Internal Circuitry 182
Input Internally Shorted to Ground or Supply 182
Output Internally Shorted to Ground or Supply 183
Open-Circuited Input or Output 183
Short Between Two Pins 185
4-12 External Faults 186
Open Signal Lines 186
Shorted Signal Lines 187
Faulty Power Supply 187
Output Loading 188
4-13 Troubleshooting Prototyped Circuits 190
4-14 Programmable Logic Devices 194
PLD Hardware 195
Programming a PLD 196
Development Software 197
Design and Development Process 200
4-15 Representing Data in HDL 202
Bit Arrays/Bit Vectors 203
4-16 Truth Tables Using HDL 207
4-17 Decision Control Structures in HDL 210
IF/ELSE 211
ELSIF 215

CHAPTER 5 Flip-Flops and Related Devices 236

5-1 NAND Gate Latch 239
Setting the Latch (FF) 240
Resetting the Latch (FF) 240
Simultaneous Setting and Resetting 241
Summary of NAND Latch 241
Alternate Representations 242
Terminology 242
5-2 NOR Gate Latch 245
Flip-Flop State on Power-Up 247
5-3 Troubleshooting Case Study 247
5-4 Digital Pulses 249
5-5 Clock Signals and Clocked Flip-Flops 251
Clocked Flip-Flops 252
Setup and Hold Times 252
5-6 Clocked S-R Flip-Flop 254
Internal Circuitry of the Edge-Triggered S-R Flip-Flop 256
5-7 Clocked J-K Flip-Flop 258
Internal Circuitry of the Edge-Triggered J-K Flip-Flop 259
5-8 Clocked D Flip-Flop 260
Implementation of the D Flip-Flop 261
Parallel Data Transfer 262
5-9 D Latch (Transparent Latch) 262
5-10 Asynchronous Inputs 264
Designations for Asynchronous Inputs 266
5-11 Flip-Flop Timing Considerations 267
Setup and Hold Times 267
Propagation Delays 268
Maximum Clocking Frequency, f_{MAX} 268
Clock Pulse HIGH and LOW Times 268
Asynchronous Active Pulse Width 269
Clock Transition Times 269
5-12 Potential Timing Problem in FF Circuits 269
5-13 Flip-Flop Applications 271
5-14 Flip-Flop Synchronization 272
5-15 Detecting an Input Sequence 273
5-16 Detecting a Transition or "Event" 275
5-17 Data Storage and Transfer 276
Parallel Data Transfer 277

5-18 Serial Data Transfer: Shift Registers 278
Hold Time Requirement 279
Serial Transfer Between Registers 280
Shift-Left Operation 281
Parallel Versus Serial Transfer 281
5-19 Frequency Division and Counting 282
Counting Operation 283
State Transition Diagram 284
MOD Number 284
5-20 Application of Flip-Flops with Timing Constraints 286
Timing Issues 290
5-21 Microcomputer Application 293
5-22 Schmitt-Trigger Devices 294
5-23 One-Shot (Monostable Multivibrator) 296
Nonretriggerable One-Shot 296
Retriggerable One-Shot 297
Actual Devices 298
Monostable Multivibrator 298
5-24 Clock Generator Circuits 299
Schmitt-Trigger Oscillator 299
555 Timer Used as an Astable Multivibrator 299
Crystal-Controlled Clock Generators 302
5-25 Troubleshooting Flip-Flop Circuits 302
Open Inputs 303
Shorted Outputs 304
Clock Skew 305
5-26 Sequential Circuits in PLDs Using Schematic Entry 307
5-27 Sequential Circuits Using HDL 311
The D Latch 314
5-28 Edge-Triggered Devices 315
5-29 HDL Circuits with Multiple Components 320

CHAPTER 6 Digital Arithmetic: Operations and Circuits 340

6-1 Binary Addition and Subtraction 342
Binary Addition 342
Binary Subtraction 343
6-2 Representing Signed Numbers 343
1's-Complement Form 344
2's-Complement Form 345
Representing Signed Numbers Using 2's Complement 345
Sign Extension 347
Negation 347
Special Case in 2's-Complement Representation 348
6-3 Addition in the 2's-Complement System 351
6-4 Subtraction in the 2's-Complement System 352
Arithmetic Overflow 353
Number Circles and Binary Arithmetic 354
6-5 Multiplication of Binary Numbers 355
Multiplication in the 2's-Complement System 356
6-6 Binary Division 357
6-7 BCD Addition 357
Sum Equals 9 or Less 358
Sum Greater than 9 358
BCD Subtraction 359
6-8 Hexadecimal Arithmetic 360
Hex Addition 360
Hex Subtraction 361
Hex Representation of Signed Numbers 362
6-9 Arithmetic Circuits 363
Arithmetic/Logic Unit 363
6-10 Parallel Binary Adder 364
6-11 Design of a Full Adder 366
K-Map Simplification 368
Half Adder 369
6-12 Complete Parallel Adder with Registers 369
Register Notation 370
Sequence of Operations 371
6-13 Carry Propagation 372
6-14 Integrated-Circuit Parallel Adder 373
Cascading Parallel Adders 373
6-15 2's-Complement Circuits 375
Addition 375
Subtraction 375
Combined Addition and Subtraction 377

6-16 ALU Integrated Circuits 378
The 74LS382/74HC382 ALU 379
Expanding the ALU 381
Other ALUs 382
6-17 Troubleshooting Case Study 382
6-18 Using Altera Library Functions 384
Megafunction LPMs for Arithmetic Circuits 385
Using a Parallel Adder to Count 389
6-19 Logical Operations on Bit Arrays with HDLs 390
6-20 HDL Adders 392
6-21 Parameterizing the Bit Capacity of a Circuit 394

CHAPTER 7 Counters and Registers 408

7-1 Asynchronous (Ripple) Counters 410
Signal Flow 411
MOD Number 412
Frequency Division 412
Duty Cycle 413
7-2 Propagation Delay in Ripple Counters 414
7-3 Synchronous (Parallel) Counters 416
Circuit Operation 418
Advantage of Synchronous Counters over Asynchronous 418
Actual ICs 418
7-4 Counters with Mod Numbers $<2^N$ 419
State Transition Diagram 421
Displaying Counter States 421
Changing the MOD Number 423
General Procedure 423
Decade Counters/BCD Counters 425
7-5 Synchronous Down and Up/Down Counters 426
7-6 Presettable Counters 428
Synchronous Presetting 430
7-7 IC Synchronous Counters 430
The 74ALS160-163/74HC160-163 Series 430
The 74ALS190-191/74HC190-191 Series 434
Multistage Arrangement 439
7-8 Decoding a Counter 440
Active-HIGH Decoding 441
Active-LOW Decoding 442
BCD Counter Decoding 442
7-9 Analyzing Synchronous Counters 444
7-10 Synchronous Counter Design 447
Basic Idea 447
J-K Excitation Table 448
Design Procedure 449
Stepper Motor Control 452
Synchronous Counter Design with D FF 454
7-11 Altera Library Functions for Counters 456
7-12 HDL Counters 460
State Transition Description Methods 461
Behavioral Description 464
Simulation of Basic Counters 467
Full-Featured Counters in HDL 467
Simulation of Full-Featured Counter 471
7-13 Wiring HDL Modules Together 473
MOD-100 BCD Counter 476
7-14 State Machines 481
Simulation of State Machines 484
Traffic Light Controller State Machine 485
Choosing HDL Coding Techniques 491
7-15 Register Data Transfer 493
7-16 IC Registers 493
Parallel In/Parallel Out—The 74ALS174/74HC174 494
Serial In/Serial Out—The 74ALS166/74HC166 496
Parallel In/Serial Out—The 74ALS165/74HC165 498
Serial In/Parallel Out—The 74ALS164/74HC164 500
7-17 Shift-Register Counters 502
Ring Counter 502
Starting a Ring Counter 502
Johnson Counter 503
Decoding a Johnson Counter 505
IC Shift-Register Counters 506
7-18 Troubleshooting 506
7-19 Megafunction Registers 509

7-20 HDL Registers 513
7-21 HDL Ring Counters 519
7-22 HDL One-Shots 521
Nonretriggerable One-Shot Simulation 523
Retriggerable, Edge-Triggered One-Shots in HDL 524
Edge-Triggered Retriggerable One-Shot Simulation 527

CHAPTER 8 Integrated-Circuit Logic Families 550

8-1 Digital IC Terminology 552
Current and Voltage Parameters (See Figure 8-1) 552
Fan-Out 553
Propagation Delays 554
Power Requirements 554
Noise Immunity 555
Invalid Voltage Levels 557
Current-Sourcing and Current-Sinking Action 557
IC Packages 558
8-2 The TTL Logic Family 561
Circuit Operation—LOW State 561
Circuit Operation—HIGH State 562
Current-Sinking Action 564
Current-Sourcing Action 564
Totem-Pole Output Circuit 564
TTL NOR Gate 565
Summary 565
8-3 TTL Data Sheets 566
Supply Voltage and Temperature Range 567
Voltage Levels 567
Maximum Voltage Ratings 568
Power Dissipation 568
Propagation Delays 568
8-4 TTL Series Characteristics 569
Standard TTL, 74 Series 570
Schottky TTL, 74S Series 570
Low-Power Schottky TTL, 74LS Series (LS-TTL) 571
Advanced Schottky TTL, 74AS Series (AS-TTL) 571
Advanced Low-Power Schottky TTL, 74ALS Series 571
74F—Fast TTL 571
Comparison of TTL Series Characteristics 572
8-5 TTL Loading and Fan-Out 573
Determining the Fan-Out 574
8-6 Other TTL Characteristics 578
Unconnected Inputs (Floating) 578
Unused Inputs 578
Tied-Together Inputs 579
Biasing TTL Inputs Low 580
Current Transients 581
8-7 MOS Technology 582
The MOSFET 583
Basic MOSFET Switch 583
8-8 Complementary MOS Logic 585
CMOS Inverter 586
CMOS NAND Gate 586
CMOS NOR Gate 587
CMOS SET-RESET FF 588
8-9 CMOS Series Characteristics 588
4000/14,000 Series 588
74HC/HCT (High-Speed CMOS) 589
74AC/ACT (Advanced CMOS) 589
74AHC/AHCT (Advanced High-Speed CMOS) 589
BiCMOS 5-V Logic 589
Power-Supply Voltage 590
Logic Voltage Levels 590
Noise Margins 590
Power Dissipation 591
P_D Increases with Frequency 591
Fan-Out 592
Switching Speed 592
Unused Inputs 593
Static Sensitivity 593
Latch-Up 594
8-10 Low-Voltage Technology 594
CMOS Family 595
BiCMOS Family 596
8-11 Open-Collector/Open-Drain Outputs 597
Open-Collector/Open-Drain Outputs 598

Open-Collector/Open-Drain Buffer/Drivers 600
IEEE/ANSI Symbol for Open-Collector/Drain Outputs 601
8-12 Tristate (Three-State) Logic Outputs 602
Advantage of Tristate 602
Tristate Buffers 603
Tristate ICs 605
IEEE/ANSI Symbol for Tristate Outputs 605
8-13 High-Speed Bus Interface Logic 605
8-14 CMOS Transmission Gate (Bilateral Switch) 607
8-15 IC Interfacing 609
Interfacing 5-V TTL and CMOS 611
CMOS Driving TTL 612
CMOS Driving TTL in the HIGH State 612
CMOS Driving TTL in the LOW State 612
8-16 Mixed-Voltage Interfacing 614
Low-Voltage Outputs Driving High-Voltage Loads 614
High-Voltage Outputs Driving Low-Voltage Loads 614
8-17 Analog Voltage Comparators 616
8-18 Troubleshooting 617
Using a Logic Pulser and Probe to Test a Circuit 618
Finding Shorted Nodes 618
8-19 Characteristics of an FPGA 619
Power-Supply Voltage 619
Logic Voltage Levels 620
Power Dissipation 620
Maximum Input Voltage and Output Current Ratings 621
Switching Speed 621

CHAPTER 9 MSI Logic Circuits 638

9-1 Decoders 639
ENABLE Inputs 640
BCD-to-Decimal Decoders 644
BCD-to-Decimal Decoder/Driver 645
Decoder Applications 645
9-2 BCD-to-7-Segment Decoder/Drivers 647
Common-Anode Versus Common-Cathode LED Displays 648
9-3 Liquid-Crystal Displays 649
Driving an LCD 650
Types of LCDs 651
9-4 Encoders 653
Priority Encoders 655
74147 Decimal-to-BCD Priority Encoder 655
Switch Encoder 656
9-5 Troubleshooting 659
9-6 Multiplexers (Data Selectors) 662
Basic Two-Input Multiplexer 663
Four-Input Multiplexer 664
Eight-Input Multiplexer 664
Quad Two-Input MUX (74ALS157/HC157) 666
9-7 Multiplexer Applications 668
Data Routing 668
Parallel-to-Serial Conversion 669
Operation Sequencing 669
Logic Function Generation 672
9-8 Demultiplexers (Data Distributors) 673
1-Line-to-8-Line Demultiplexer 674
Security Monitoring System 675
Synchronous Data Transmission System 677
Time Division Multiplexing 679
9-9 More Troubleshooting 683
9-10 Magnitude Comparator 687
Data Inputs 688
Outputs 688
Cascading Inputs 688
Applications 689
9-11 Code Converters 690
Basic Idea 691
Conversion Process 691
Circuit Implementation 692
Other Code Converter Implementations 694
9-12 Data Busing 694
9-13 The 74ALS173/HC173 Tristate Register 696
9-14 Data Bus Operation 698
Data Transfer Operation 699

Bus Signals 700
Simplified Bus Timing Diagram 701
Expanding the Bus 701
Simplified Bus Representation 703
Bidirectional Busing 704
9-15 Decoders Using HDL 705
9-16 The HDL 7-Segment Decoder/Driver 709
9-17 Encoders Using HDL 712
9-18 HDL Multiplexers and Demultiplexers 716
9-19 HDL Magnitude Comparators 720
9-20 HDL Code Converters 721

CHAPTER 10 Digital System Projects Using HDL 744

10-1 Small-Project Management 746
Definition 746
Strategic Planning/Problem Decomposition 746
Synthesis and Testing 747
System Integration and Testing 747
10-2 Stepper Motor Driver Project 747
Problem Definition 748
Strategic Planning/Problem Decomposition 749
Synthesis and Testing 750
10-3 Keypad Encoder Project 755
Problem Analysis 755
Strategic Planning/Problem Decomposition 757
10-4 Digital Clock Project 761
Top-Down Hierarchical Design 764
Building the Blocks from the Bottom Up 766
MOD-12 Design 769
Combining Blocks Graphically 773
Combining Blocks Using Only HDL 774
10-5 Microwave Oven Project 778
Definition of the Project 779
Strategic Planning/Problem Decomposition 780
Synthesis/Integration and Testing 784
10-6 Frequency Counter Project 785

CHAPTER 11 Interfacing with the Analog World 794

11-1 Review of Digital Versus Analog 795
11-2 Digital-to-Analog Conversion 797
Analog Output 799
Input Weights 799
Resolution (Step Size) 800
Percentage Resolution 801
What Does Resolution Mean? 802
Bipolar DACs 804
11-3 DAC Circuitry 804
Conversion Accuracy 806
DAC with Current Output 806
R/2R Ladder 808
11-4 DAC Specifications 810
Resolution 810
Accuracy 810
Offset Error 811
Settling Time 811
Monotonicity 811
11-5 An Integrated-Circuit DAC 812
11-6 DAC Applications 813
Control 813
Automatic Testing 813
Signal Reconstruction 813
A/D Conversion 813
Digital Amplitude Control 813
Serial DACs 814
11-7 Troubleshooting DACs 814
11-8 Analog-to-Digital Conversion 816
11-9 Digital-Ramp ADC 817
A/D Resolution and Accuracy 820
Conversion Time, t_C 821
11-10 Data Acquisition 822
Reconstructing a Digitized Signal 824
Aliasing 825
Serial ADCs 826
11-11 Successive-Approximation ADC 826
Conversion Time 829
An Actual IC: The ADC0804 Successive-Approximation ADC 829

11-12 Flash ADCs 834
Conversion Time 836
11-13 Other A/D Conversion Methods 836
Dual-Slope Integrating ADC 837
Voltage-to-Frequency ADC 838
Sigma/Delta Modulation 838
Pipelined ADC 840
11-14 Typical ADC Architectures for Applications 842
11-15 Sample-and-Hold Circuits 843
11-16 Multiplexing 844
11-17 Digital Signal Processing (DSP) 845
Digital Filtering 846
11-18 Applications of Analog Interfacing 849
Data Acquisition Systems 849
Digital Camera 850
Digital Cellular Telephone 850

CHAPTER 12 Memory Devices 866

12-1 Memory Terminology 868
12-2 General Memory Operation 872
Address Inputs 873
The $\overline{WE}$ Input 873
Output Enable (*OE*) 874
Memory Enable 874
12-3 CPU–Memory Connections 875
12-4 Read-Only Memories 877
ROM Block Diagram 877
The Read Operation 878
12-5 ROM Architecture 879
Register Array 880
Address Decoders 880
Output Buffers 880
12-6 ROM Timing 881
12-7 Types of ROMs 882
Mask-Programmed ROM 883
Programmable ROMs (PROMs) 885
Erasable Programmable ROM (EPROM) 886
Electrically Erasable PROM (EEPROM) 887
12-8 Flash Memory 889
A Typical CMOS Flash Memory IC 890
Flash Technology: NOR and NAND 891
12-9 ROM Applications 894
Embedded Microcontroller Program Memory 894
Data Transfer and Portability 894
Bootstrap Memory 894
Data Tables 895
Data Converter 895
Function Generator 895
12-10 Semiconductor RAM 896
12-11 RAM Architecture 897
Read Operation 898
Write Operation 898
Chip Select 898
Common Input/Output Pins 898
12-12 Static RAM (SRAM) 899
Static-RAM Timing 900
Read Cycle 900
Write Cycle 902
12-13 Dynamic RAM (DRAM) 902
12-14 Dynamic RAM Structure and Operation 904
Address Multiplexing 905
12-15 DRAM Read/Write Cycles 909
DRAM Read Cycle 909
DRAM Write Cycle 910
12-16 DRAM Refreshing 910
12-17 DRAM Technology 913
Memory Modules 913
FPM DRAM 914
EDO DRAM 914
SDRAM 914
DDRSDRAM 914
12-18 Other Memory Technologies 915
Magnetic Storage 915
Optical Memory 916
Phase Change Ram (PRAM) 917
Ferroelectric RAM (FRAM) 917
12-19 Expanding Word Size and Capacity 917
Expanding Word Size 918
Expanding Capacity 920
Incomplete Address Decoding 923
Combining DRAM Chips 924

12-20 Special Memory Functions 925
Cache Memory 926
First-In, First-Out Memory (FIFO) 927
Circular Buffers 928

CHAPTER 13 Programmable Logic Device Architectures 940

13-1 Digital Systems Family Tree 942
More on PLDs 944
13-2 Fundamentals of PLD Circuitry 948
PLD Symbology 949
13-3 PLD Architectures 950
PROMs 950
Programmable Array Logic (PAL) 951
Field Programmable Logic Array (FPLA) 954
Generic Array Logic (GAL) 954
13-4 The Altera MAX and MAX II Families 955
13-5 Generations of HCPLDs 958

Glossary 962

Answers to Selected Problems 975

Index of ICs 983

Index 986